Part Number Hot Search : 
U2510 L79L05 CMMR110 10A1572 X24645GV VCO190 KSD5007 01500
Product Description
Full Text Search
 

To Download IT20420 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 iTR20420 20-42 GHz General Purpose MMIC Amplifier
Description
The iTR20420 is a broadband general purpose driver amplifier designed for use in point to point radio, point to multi-point communications, LMDS, SatCom and other millimeter wave applications. The iTR20420 is a fully matched GaAs MMIC utilizing an advanced 0.15m gate length PHEMT process. Wideband 20 - 42 GHz operation 22 dB small signal gain (typ.) 23 dBm saturated power output (typ.) RF input/output internally matched to 50 Ohms Optional bonding configuration for multiplier applications Chip Size 1.720 mm x 0.760 mm x 50 m
Features
www..com
Absolute Ratings
Parameter Positive DC Voltage (+3.5 V Typical) Negative DC Voltage Simultaneous (VD - VG) Positive DC Current RF Input Power (from 50 source) Operating Base Plate Temperature Storage Temperature Range Thermal Resistance
(Channel to Backside)
Symbol VD VG VDG ID Pin Tc Tstg Rjc
Value +5 -2 +7 600 15 -30 to +85 -55 to +125 57
Unit Volts Volts Volts mA dBm C C C/W
Electrical Characteristics1
Parameter Frequency Range Drain Supply Voltage (VD) Gate Supply Voltage (VG)2 Small Signal Gain3 (f=20-22 GHz) (f=22-42 GHz) Gain Variation vs. Frequency Power Output at 1 dB Compression
Min 20 2 -2 18 20
Typ 3.5 -0.6 20 22 +/-2.5 21
Max
Unit
Parameter Power Output Saturated Drain Current at P1dB Compression Drain Current at Psat Input Return Loss (Pin=-20 dBm) Output Return Loss (Pin=-20 dBm)
4
Min 22
Typ 23 355 362 12 10
Max
Unit dBm mA mA dB dB
42 GHz 5 V -0.15 V dB dB dB dBm
Notes: 1. Operated at 25 C, 50 Ohm system, VD=+3.5 V, quiescent current (IDQ)=350 mA. 2. Typical range of the negative gate voltage is -0.9 to -0.15 V to set typical IDQ of 350 mA. 3. Production measurements for small signal gain are made over a frequency range of 20 to 40 GHz. 4. Saturated power measurements are not 100% tested, but guaranteed by design.
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 1 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Functional Block Diagram
Drain Supply (1st Stage)
Drain Supply (2nd-4th Stages)
MMIC Chip
Vd1 Vg2 alt Vd2 Vd3 Vd4
RF IN
RF OUT
www..com
Vg1 Vg2 Vg3 Vg4
Gate Supply (1st Stage)
Gate Supply (2nd-4th Stages)
Ground (Back of Chip)
Chip Layout and Bond Pad Locations
Chip Size=0.0677" x 0.30" x 0.002" (1720 m x 760 m x 50 m)
0.0249" (0.630mm) 0.0189" (0.480mm) 0.013" (0.330mm) 0.0130" (0.335mm) 0.0275" 0.0365" 0.0465" (0.700mm) (0.930mm) (1.180mm) 0.0575" 1.465mm) 0.0299" (0.760mm)
0.0185" (0.465mm) 0.0125" (0.315mm) 0.0065" (0.165mm)
0.0 0.0 0.004" (0.1mm) 0.0168" 0.430mm) 0.028" (0.715mm) 0.0475" (1.200mm)
0.004" (0.1mm) 0.0677" 0.0064" (1.70mm) (1.620mm)
Back of Chip is RF and DC Ground
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 2 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Schematic of Application Circuit
Bond Wire Ls
Note: The Input does not have a DC blocking capacitor. It is terminated with a 50 Ohm resistor to ground on chip and it is isolated from any DC bias.
10,000pF
Drain Supply (VD) (Connect to both VD1 & VD3) 100pF
MMIC Chip
Vd1 Vg2 alt Vd2 Vd3 Vd4
www..com
RF IN
RF OUT
Vg1
Vg2
Vg3
Vg4
Ground (Back of Chip) 100pF 10,000pF
Bond Wires Ls
Note: For currents > 370 mA connect all four drain pads to the 100pF capacitor.
Gate Supply (VG1) (VG1, VG2, VG3)
Recommended Assembly and Bonding Diagram
VD (Positive) 5mil Thick Alumina 50-Ohm 10,000pF 100pF VD1
Interchangeable VD Bond Pads (Do not use Vd2) Die-Attach 80Au/20Sn VD3 VD4 5 mil Thick Alumina 50-Ohm
VG2 alt
VD2
RF Input RF Output
L< 0.015" 4 places VG1 2 mil Gap 100pF VG (Negative) Interchangeable Vg Bond Pads VG2 VG3 VG4
L< 0.015" 10,000pF
Notes: 1. 2. 3. 4. 5. 6.
Die-attach with 80Au/20Sn Use 0.003" x 0.0005" gold ribbon for bonding. RF input and output bonds should be less than 0.015" long with stress relief. For currents > 370 mA connect all drain pads (Vd1, Vd3, & Vd4) to the 100 pF capacitor. Back of chip is DC and RF ground. Do not use Vd2 pad for drain bias connection
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 3 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Recommended Procedure
CAUTION: LOSS OF GATE VOLTAGE (VG) WHILE DRAIN VOLTAGE (VD) IS PRESENT CAN DAMAGE THE AMPLIFIER. The following sequence must be followed to properly test the amplifier: Step 1: Turn off RF input power. Step 2: Connect the DC supply grounds to the ground of the chip carrier. Slowly apply negative gate bias supply voltage of -1.5 V to VG. Step 3: Slowly apply positive drain bias supply voltage of +3.5 V to VD. Step 4: Adjust gate bias voltage to set the quiescent current of IDQ=350 mA. Step 5: After the bias condition is established, the RF input signal may now be applied at the appropriate frequency band. Step 6: Follow turn-off sequence of: (i) Turn off RF input power, (ii) Turn down and off drain voltage (VD), (iii) Turn down and off gate bias voltage (VG).
(for biasing and operation)
www..com
Application Information
CAUTION: THIS IS AN ESD SENSITIVE DEVICE Chip carrier material should be selected to have GaAs compatible thermal coefficient of expansion and high thermal conductivity such as copper molybdenum or copper tungsten. The chip carrier should be machined, finished flat, plated with gold over nickel and should be capable of withstanding 325C for 15 minutes. Die attachment for power devices should utilize Gold/Tin (80/20) eutectic alloy solder and should avoid hydrogen environment for PHEMT devices. Note that the backside of the chip is gold plated and is used as RF and DC Ground. These GaAs devices should be handled with care and stored in dry nitrogen environment to prevent contamination of bonding surfaces. These are ESD sensitive devices and should be handled with appropriate precaution including the use of wrist-grounding straps. All die attach and wire/ribbon bond equipment must be well grounded to prevent static discharges through the device. Recommended wire bonding uses 3 mils wide and 0.5 mil thick gold ribbon with lengths as short as practical allowing for appropriate stress relief. The RF input and output bonds should be typically 0.012" long corresponding to a typical 2 mil gap between the chip and the substrate material.
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 4 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Performance Data normal amplifier configuration Typical SS Gain Vs. Frequency Vs. Supply Current Bias VD=3.5
35 30 25 20 15 10 5 0 -5 -10 -15 -20 -25 -30 -35 -40 0 10
www..com
(dB)
300 mA 200 mA
350 mA
400 mA
20
30
40
50
Frequency (GHz)
Typical Output Power @ 1dB Compression Bias VD=3.5 V, IDQ=350 mA
30 25 20 15 10 5 0 20 22 24 26 28 30 32 34 36 38 40 42 Frequency (GHz)
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 5 of 14
P1dB (dBm)
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Performance Data Typical Input Return Loss Vs. Frequency Bias VD=3.5 V, IDQ=350 mA
0
-10
-20
www..com
(dB)
-30 -40
-50
-60 0 10 20 30 40 50 Frequency (GHz)
Typical Output Return Loss Vs. Frequency Bias VD=3.5 V, IDQ=350 mA
0 -5 -10 -15 -20 -25 -30 -35 0 10 20 30 40 50 Frequency (GHz)
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 6 of 14
(dB)
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Performance Data Typical SS Gain Vs. Frequency Vs. Supply Voltage Supply Current=350 mA
40 30 20 10
VD=3.5 VD=5.0
VD=2.0
(dB)
www..com
0 -10 -20 -30 -40 0 10 20
30
40
50
Frequency (GHz)
Typical SS Gain Vs. Frequency Vs. Base Plate Temperature Bias VD=3.5 V, IDQ=350 mA
40 30 20
S21 (dB)
10 0 -10 -20 -30 0 10 20
-40 C 20 C 90 C
30
40
50
Frequency (GHz)
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 7 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Performance Data
Gain Compression and PAE Vs. Output Power Frequency=40 GHz, Bias Vd=3.5 V, Id=350 mA 27 20%
25 Gain (dB) 23 21 19 17 15 17
Gain
16% 12% 8% PAE (%)
PAE (%)
www..com
PAE
4% 0%
19
21
23
Output Pow er (dBm)
Gain Compression and PAE Vs. Output Power Frequency=30 GHz, Bias VD=3.5 V, IDQ=350 mA 27 25 G ain (dB) 23 21 19 17 15 17 19 21 Output Pow er (dBm ) 23
PAE G ain
20% 16% 12% 8% 4% 0%
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 8 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Performance Data
15 14 13 12 Noise Figure (dB) 11 10 9 8 7 Idq= 200 mA 6 5 20 22 24 26 28 30 32 34 36 38 40 Frequency (GHz) Idq= 100 mA Idq= 350 mA
Noise Figure Vs. Frequency Vs. Supply Current Bias VD=3.5 Volts
www..com
Noise Figure Vs. Frequency Vs. Supply Voltage Supply Current=200mA
15 14 13 Noise Figu re (dB ) 12 11 10 9 8 7 6 5 20 22 24 26 28 30 32 34 36 38 40 Frequency (GHz)
Vd= 5.0
Vd= 4.5
Vd= 3.5 Vd= 2.0
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 9 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Application Information multiplier operation
The iTR20420 can be used as an even harmonic multiplier or as an odd harmonic multiplier depending on the type of DC biasing arrangement being used. Optimum DC bias is applied to peak the desired harmonic which falls into the 20 to 42 GHz passband. The following application information will detail the configuration and procedure for using the iTR20420 as an even harmonic multiplier and as an odd harmonic multiplier. Typical measured data is provided at selected frequencies within the passband with the iTR20420 configured as a doubler and as a tripler.
Multiplier Operation
www..com
The iTerra iTR20420 is a four stage general purpose MMIC amplifier covering the 20-42 GHz passband. The amplifier has a steep gain roll off at the band edges and the input return loss of the amplifier is better than 10 dB from 42 GHz down to DC. Any multiplier harmonics, which fall in the passband, will get amplified and any harmonics that fall below the passband will get suppressed. A deliberate design feature that makes the iTR20420 an effective multiplier is the ability to independently bias the first stage. This feature allows freedom to determine the optimum DC bias condition required to peak the desired harmonic and suppressing the unwanted harmonics. Optimum DC bias conditions depend largely on factors such as fundamental frequency, desired harmonic frequency, input power level, output power level and suppression requirements.
Test Set Up
The basic test set uses a source to provide the input signal at the desired frequency and power level. The DUT was biased either as an even harmonic or odd harmonic operation and the output was observed on a spectrum analyzer. The power of the harmonics was measured using the spectrum analyzer with all the cable losses accounted. Figure 1 shows the basic test set used.
iTR20420 DUT Source Spectrum Analyzer
Figure 1. Basic test set up.
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 10 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Application Information multiplier operation
Even Harmonic Operation
Even harmonics are generated whenever the symmetry of the input signal waveform is distorted. This is accomplished by biasing the first stage operating point in a region of the I-V curve where the device is near pinch-off. In this condition, the first stage becomes a half wave rectifier where conduction only occurs on positive half cycles of the input waveform. Thus, presenting an asymmetrical waveform consisting mainly of positive half cycles which is rich in even harmonics to the remaining stages of the amplifier. For most even harmonic multiplier operations, the first stage is usually pinched off and the remaining stages are biased as a linear amplifier. As an example, the iTR20420 was evaluated as a doubler.
www..com
In the doubler operation, two drain voltages of +3.5V were used: One for first stage (VD1) and the other (VD2) for the remaining 3 stages tied together as shown in Figure 2. Independent biasing of the first stage was achieved by using two separate gate voltages. VG1 was used for stage one and set to VG1=-1.0V (near pinch-off). VG2 was used for the remaining three stages. VG2 was adjusted until IDQ=330mA.
VD1 VD2
Vd1
Vg2 alt
Vd2
Vd3
Vd4
RF IN
RF OUT
Vg1
Vg2
Vg3
Vg4
VG2
VG1
Figure 2. iTR20420 configured as doubler. For each input frequency and input power level, VG1 was adjusted to peak the second harmonic. Small changes in VG2 and VD2 at this point help in suppressing odd harmonics. Figure 3 shows the doubler performance over the 20 to 42 GHz band for a fixed input power level of +12 dBm. The graph shows doubled frequencies with output power levels greater than +16dBm over the 20-42 GHz band. The graph also shows the increasing power level of the fundamental at the higher end of the band since the fundamental frequency approaches the lower band edge of the amplifier passband. Based on these measurements the iTR20420 can be used a doubler to give desired frequencies anywhere in the 20-42 GHz band with a conversion gain up to 8 dB and second harmonic power levels up to 20 dBm.
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 11 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Application Information multiplier operation
Pout (dBm)
30 2 x Fo
Conversion Gain = 0
20
10
0
1 x Fo
-10
www..com
-20
-30 20 22 24 26 28 30 32 34 36 38 40 42
Second Harmonic Frequency (GHz)
Figure 3. Measured Doubler Performance.
Odd Harmonic Operation
Odd harmonics are generally associated with a square wave. The iTR20420 is biased in such a way that causes the clipping of the input sine wave to closely approximate a square wave provided a high input drive level is maintained. If biased in a manner, which causes the input waveform to be clipped equally in the positive and negative cycles, then a symmetrical square wave will be approximated which contains odd harmonics. As an example, the iTR20420 was biased as a tripler over the 20-40GHz band at selected frequencies. In this mode of operation all the drains voltages (VD1 and VD2) were tied together and all the gate voltages were tied together as shown in Figure 4.
VD2
Vd1
Vg2 alt
Vd2
Vd3
Vd4
RF IN
RF OUT
Vg1
Vg2
Vg3
Vg4
VG1
Figure 4. iTR20420 configured as tripler. www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 12 of 14 iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
Application Information multiplier operation
The test set up for this mode of operation is as shown in Figure 1.The biasing procedure requires the gate voltage VG1 to be initially set to -1.0V. Next the drain voltage VD1 was set to +2.0V. The input frequency was selected to give the desired tripled output and the input drive level was set to +14dBm. The output of the iTR20420 was observed and the harmonics of the input frequency were visible on the spectrum analyzer display. The gate voltage VG1 was adjusted gradually to peak the third harmonic. Lowering VG1 resulted in peaking the third harmonic. Then the drain voltage VD1 was adjusted to tweak the power level of the third harmonic. Tweaking VG1 and VD1 at this point resulted in further optimization of the desired harmonic or suppression of the unwanted harmonic as required. The range for VG1 was between -0.1 to -0.6V and the range for VD1 was between +1.1 to +1.8V. The above procedure was repeated for each input frequency tested. Figure 5 shows the tripled output for the iTR20420 biased as described above. Input frequencies were selected to give tripled frequencies falling in the 21 to 39 GHz band. The graph shows tripled output powers greater than +10dBm up to 39 GHz. The power levels of the first and second harmonics were also plotted to show the level of suppression of the unwanted harmonics. The graph shows for a tripled frequency of 30 GHz the output power was +14 dBm, the fundamental (10GHz) power level was -17 dBm and the second harmonic (20 GHz) power level was +3 dBm. The conversion gain for the tripled output at 30GHz was 0dB. For tripled frequencies between 21 to 39GHz, the conversion gain was better than -4 dB.
www..com
20
Conversion Gain =0
15
3xFo
30GHz 39GHz
10
21GHz
Pout (dBm)
5 0 -5 -10 -15
1xFo
2xFo
-20 20 22 24 26 28 30 32 34 36 38 40
Tripled Frequency (GHz)
Figure 5. Measured Tripler Performance.
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 13 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303
iTR20420 20-42 GHz General Purpose MMIC Amplifier
ITERRA COMMUNICATIONS RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. ITERRA DOES NOT ASSUME ANY LIABILITY ARISING OUT O THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
Disclaimer
www..com
Product Status Definitions
Datasheet Identification Advance Information
Product Status Formative or or In Design
Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data, and supplementary data will be published at a later date. ITerra reserves the right to make changes at any time without notice in order to improve design. This datasheet contains final specifications. iTerra reserves the right to make changes at any time without notice in order to improve design. This datasheet contains specifications on a product that has been discontinued by iTerra. The datasheet is printed for reference information only.
Preliminary
First Production
No Identification Needed
Full Production
Obsolete
Not in Production
www.iterrac.com
Specifications are based on most current or latest revision. R3.1. Sept. 13, 2004 Doc. 1316 Page 14 of 14
iTerra Communications 2440-A Embarcadero Way Palo Alto, CA. 94303


▲Up To Search▲   

 
Price & Availability of IT20420

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X